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The authors report on high-performance C60 organic field-effect transistors fabricated by physical
vapor deposition. Electron mobility ranging from 2.7 to 5.0 cm2/V s was achieved when treating
the gate dielectric with divinyltetramethyldisiloxane bisbenzocyclobutene and depositing C60 at
room temperature. The transistors combine threshold voltages near zero, low subthreshold slopes
0.7 V/decade, on/off current ratios larger than 106, excellent reproducibility, and good electrical
stability under prolonged continuous dc bias stress. © 2007 American Institute of Physics.
DOI: 10.1063/1.2778472
Thin-film field-effect transistors fabricated from organic
semiconductors that can be processed onto various substrates
at low temperature are of great interest. To enable the design
of complementary circuits and take advantage of their intrin-
sic features such as low power consumption, n-channel and
p-channel organic transistors with comparable performance
are desirable. To date, more interest was given to the fabri-
cation of p-channel transistors from hole transport organic
materials, while electron transport organic semiconductors
were given less attention.1–4 Among electron transport or-
ganic semiconductors, fullerenes hold great promise for
high-mobility n-channel organic field-effect transistors
OFETs. Since the first report by Haddon et al.5 in 1995,
improvements in the processing of C60 have led to the dem-
onstration of the highest electron mobility of 6 cm2/V s by
Anthopoulos et al.2 in C60 films deposited by hot wall epi-
taxy at an elevated temperature of 250 °C. By modifying the
properties of the C60/SiO2 interface using pentacene, Itaka et
al.6 obtained an electron mobility of 4.9 cm2/V s in devices
processed at 50 °C and tested in high vacuum, and the de-
vices exhibited an ambipolar property due to the presence of
the pentacene wetting layer. Hence, it is highly desirable to
achieve high-performance n-channel OFETs with large elec-
tron mobility, low threshold voltage, low subthreshold slope,
and large on/off current ratio, and that can be processed at
room temperature using standard physical vapor deposition.
Furthermore, the transistors should show good stability when
subjected to multiple testing cycles and under continuous
electrical bias.
Here, we report on high-performance C60-based OFET
devices that were fabricated by standard physical vapor
deposition at room temperature. Devices with various geom-
etries were fabricated and tested in nitrogen at ambient pres-
sure. These devices exhibit high electron field-effect mobility
values that range from 2.7 to 5.0 cm2/V s, depending on the
device geometry. In addition to high-mobility values, these
devices simultaneously exhibit threshold voltages near zero
VT1 V, low subthreshold slopes 0.7 V/decade, and
on/off current ratios larger than 106. By modifying the sur-
face at the gate oxide with different organic dielectric mate-
rials, devices with excellent reproducibility and good electri-
cal stability under multiple test cycles and continuous
electrical stress could be demonstrated. The best combination
of high-performance and good electrical stability could
be achieved by using divinyltetramethyldisiloxane
bisbenzocyclobutene7 BCB at the semiconductor/gate di-
electric interface.
Transistors were fabricated on heavily n-doped silicon
substrates n+-Si, as the gate electrode with 200-nm-thick
thermally grown SiO2 as the gate dielectric r=3.9. To bet-
ter control the interfacial properties at the dielectric and C60
interface, the SiO2 dielectric surface was passivated with dif-
ferent thin buffer layers of polymers or with a self-assembled
monolayer SAM. Three hydroxyl-free polymers: BCB Cy-
clotene™, Dow Chemicals, polystyrene PS, and polym-
ethyl methacrylate PMMA were used to coat the SiO2 sur-
face. The thin films from diluted Cyclotene™ BCB were
cross-linked at 250 °C on a hot plate for 1 h in a N2-filled
glovebox. PS or PMMA films were spin coated from a
4 mg/ml solution in toluene and annealed at 130 °C on a hot
plate for 1 h. Octadecyltrichlorosilane OTS SAM with a
long alkyl chain, known as a good tunnel barrier to silanol
groups on SiO2 surface, was formed by soaking the sub-
strates in a 5 mM toluene solution of OTS for 15 h in a dry
N2-filled glovebox right after the substrates were oxygen-
plasma treated for 2 min. The thickness of the OTS layer
was 2.25 nm, as measured by ellipsometry. The root-mean-
square rms surface roughness of both polymer-coated and
OTS-treated 200-nm-thick SiO2 was below 5 Å, as measured
by atomic force microscopy AFM. The capacitance density
Cox nF/cm2 was measured from parallel-plate capacitors
with 12 varying contact areas. The buffer layer on SiO2 re-
duced Cox from 16.6 to 16.2 nF/cm
2 with OTS,
15.5 nF/cm2 with BCB, 15.3 nF/cm2 with PS, and
15.8 nF/cm2 with PMMA. The results on rms and Cox are
listed in Table I and will be used to calculated OFET elec-
trical parameters.
OFETs were fabricated with a top-contact geometry, as
shown in Fig. 1a. For convenience, the transistors with
BCB, PS, PMMA, and OTS as a buffer layer are referred to
as devices T1, T2, T3, and T4, respectively. All transistors,
for which data are reported here, underwent the same pro-
cessing, measurement, and analysis steps. The devices were
completed by evaporating a 50-nm-thick film of purified C60
at room temperature followed by the shadow mask deposi-
tion of the patterned 150-nm-thick Al as top source/drain
electrodes. The electrical measurements were performed in a
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N2-filled glove box O2, H2O0.1 ppm at normal pressure
1 atm in the dark using an Agilent E5272A source/monitor
unit.
To explore the influence of the different dielectrics on
device performance, the electrical characteristics of transis-
tors T1, T2, T3, and T4 with the same channel length L
=100 m and the same channel width W=1000 m are
compared in Figs. 1 and 2. Figures 1b–1e show the rep-
resentative transfer characteristics IDS vs VGS plotted on a
semi-logarithmic scale and IDS vs VGS, at VDS=30 V for
both forward and reverse gate bias scans. Figure 1f com-
pares the representative output characteristics IDS vs VDS of
all four types of transistors at VGS=30 V. Field-effect mo-
bilities  and threshold voltages VT were calculated in the
saturation regime defined by standard metal-oxide-
semiconductor field-effect transistor models by fitting the
IDS vs VGS data to the square law. Also extracted from the
transfer characteristics are turn-on voltage VTO and on/off
current ratio Ion/off. For each type of transistors, four de-
vices with identical geometry were measured to obtain the
mean value with its standard deviation SD. The extracted
electrical parameters , VTO, VT, S, and Ion/off calculated
from forward bias scans are summarized and compared in
Table I, along with rms and Cox previously obtained. As seen
from AFM height images in the insets of Figs. 1b–1e, C60
films generally exhibit similar morphology and microstruc-
ture with small grains, regardless of the dielectric surface
modification. This structure is characteristic to that observed
previously in C60 films deposited at low temperature.
8,9 Even
with small grains in C60 films, all transistors presented a
mobility  higher than 1 cm2/V s, a threshold voltage VT
less than 2.5 V, a subthreshold slope S steeper than
1 V/decade, and Ion/off ratios larger than 10
6. Note that
among them, T1 BCB showed the highest mobility of
3.1±0.2 cm2/V s.
Also shown in Figs. 1b–1e is the influence of the
surface dielectric properties on the hysteresis observed some-
times in the transfer characteristics. Here, the threshold volt-
age shift VT=VT
R reverse scan −VT
F forward scan was
used as a metric to quantify the hysteresis and bias stress
effects. A value of VT=2.9 V due to hysteresis was ob-
served in T4 with an OTS SAM, as shown in Fig. 1e.
However, the hysteresis behavior was strongly suppressed in
transistors T1, T2, and T3 where the SiO2 surface was pas-
sivated with hydroxyl-free polymers such as BCB, PS, or
TABLE I. Summary of the electrical parameters for C60 transistors T1, T2, T3, and T4. rms, root-mean-square
roughness of the gate dielectrics, Cox, capacitance density; , field-effect mobility; VT, threshold voltage; VTO,


















T1 3.2 15.5 3.1±0.2 −1.5±0.3 −0.1±0.4 0.5±0.1 1107
T2 2.9 15.3 2.1±0.1 −0.1±1.4 1.2±1.3 0.5±0.2 6106
T3 3.1 15.8 1.1±0.1 1.4±0.3 2.1±0.4 0.4±0.0 6106
T4 4.1 16.6 1.2±0.1 −0.8±0.3 1.8±0.6 0.6±0.1 2106
FIG. 1. Color online a Diagram of the OFET device geometries for
transistors T1–T4. b–e Transfer characteristics at VDS=30 V for both
forward and reverse gate bias scans with corresponding AFM height images
of C60 films insets for transistors T1–T4, respectively. f Output charac-
teristics at VGS=30 V for all four types of transistors.
FIG. 2. Time-dependent decay of IDS of C60 OFETs for transistors T1–T4
with different buffer layers under continuous dc voltage biases of VGS
=VDS=30 V for 2 h.
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PMMA. The same trend was also found when conducting dc
bias stress tests. No degradation was observed in transistors
other than T4 OTS when the devices were repeatedly
stressed by measuring transfer characteristics in the satura-
tion regime 100 times with a 2 s waiting time between scans.
Figure 2 shows the time-dependent decay of IDS of C60
OFETs with different buffer layers under continuous dc volt-
age biases of VGS=VDS=30 V for 2 h. The C60 OFETs with
polymers as a buffer dielectric T1, T2, and T3 show negli-
gible degradation with 3.1%, 5.4%, and 6.6% decrease in
IDS, respectively. In contrast, T4 OTS devices show a steep
decay with a 40% decrease in IDS and a large VT shift of
10.6 V. Hydroxyl-free polymers used with C60 as gate di-
electrics are shown to significantly improve the device sta-
bility. These observations are in agreement with the findings
of Chua et al.4 that hydroxyl groups e.g., silanol can lead to
the electrochemical trapping of electrons that in turn can in-
duce a gradual change in gate threshold over time when the
transistor is under continuous bias. The electrical instability
observed from T4 transistors treated with OTS confirms that
surface silanol groups cannot be fully passivated by
siloxane-based SAMs,10 as previously shown by Chua et al.4
in n-channel transistors fabricated from various conjugated
polymers.
In view of the best combination of performance and sta-
bility obtained in T1 devices, a set of 52 OFETs devices with
channel width ranging from 200 to 2000 m and channel
length of 100 or 200 m was fabricated on two separate
substrates that were processed identically within the same
batch. The distribution and uniformity of device parameters
, VT measured in the 52 devices are shown in Fig. 3 in the
form of box plots. The on/off current ratios for the 52 de-
vices range from 106 to 108 where the resolution of the off
current 10−11 A is a limiting factor. As shown in Fig. 3a,
the mobility values measured in the 52 devices range from a
minimum value of 2.7 cm2/V s to a maximum value of
5.0 cm2/V s with a mean value of 3.5 cm2/V s and a SD of
0.8 cm2/V s. Devices with the lowest W /L ratio W=L
=200 m showed the highest mobility where geometry ef-
fects such as fringing currents may lead to larger effective
field-effect mobilities. All the devices have a VT near zero
0.1±0.3 V see Fig. 3b and a subthreshold slope S smaller
than 1 0.5±0.1 V/decade.
In conclusion, we have demonstrated electrically stable,
high-performance top-contact C60-based n-channel OFETs in
which BCB was inserted at the semiconductor gate dielectric
interface. Studies of electrical degradation under dc bias
stress performed on devices with different gate dielectric ma-
terials have shown that hydroxyl-free polymers such as BCB,
PS, and PMMA can lead to devices with superior lifetime in
which interface charge trapping effects are minimized. Cur-
rent devices were fabricated using standard physical vapor
deposition with substrates held at room temperature during
the C60 deposition demonstrating ease of processing over
large area. Testing was performed in inert atmosphere at nor-
mal pressure. Future work will focus on passivating these
transistors using atomic layer deposition which provides
good encapsulation, as demonstrated recently with
pentacene/C60 solar cells.
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